Loading…

*PLEASE NOTE: ALL SESSION TIMES ARE LISTED IN UTC by default*

We recommend changing the setting to your local timezone by going to the "Timezone" drop down menu on the right side of this page

***You will not be able to view any session streaming links unless you are REGISTERED and LOGGED in to Sched.***Register at connect.linaro.org and you will receive an invite from Sched.com to login.


Back To Schedule
Thursday, September 24 • 6:00pm - 6:25pm
LVC20-314 System Device Tree update: Bus Firewalls and Lopper

Log in to save this to your schedule, view media, leave feedback and see who's attending!

System Device Tree is an ongoing effort to expand the scope of Device Tree to describe and configure modern heterogeneous SoCs, including multiple CPUs clusters, their views of the system, and the software running on them. System Device Tree comes with Lopper, an Open Source Python tool to read a System Device Tree and produce one traditional Device Tree for each software execution domain.

The System Device Tree specification progressed significantly in the last year. This presentation will provide an update on the latest developments, such as the new bindings for the description and configuration of bus firewalls. The talk will deep-dive into Lopper, its flexible plugins architecture, and explain how to use it with System Device Tree today. If time allows, some common System Device Tree and Lopper use cases will be demonstrated.

Speakers
avatar for Tomas Evensen

Tomas Evensen

CTO Open Source, Xilinx
Tomas Evensen is Chief Technology Officer, Open Source at Xilinx.In this role he is responsible for the open source software strategy forXilinx All Programmable SoCs. Prior to joining Xilinx, Evensen was ChiefTechnology Officer at Wind River for 7 years, as well as GM for the WindRiver... Read More →
avatar for Stefano Stabellini

Stefano Stabellini

Principal Engineer, Xilinx
Stefano Stabellini serves as system software architect and virtualization lead at Xilinx, the world's largest supplier of FPGA solutions. Previously, at Aporeto, he created a virtualization-based security solution for containers and authored several security articles. As Senior Principal... Read More →
avatar for Bruce Ashfield

Bruce Ashfield

Principal Engineer, Xilinx
Bruce Ashfield is currently a system software architect and Yocto technical lead at Xilinx, the worlds largest supplier of FPGA solutions. Previously, at Wind River, he created a embedded products based on the Yocto project. Bruce had a particular focus in virtualization and cloud... Read More →


Thursday September 24, 2020 6:00pm - 6:25pm UTC
[Track 1] IoT/Edge/Embedded
  IoT and Embedded